Skip to content

KENTARO TANAKA

KENTARO TANAKA

  • Contact

Category: FPGA

FPGA

Design a 4×4 multiplier using full adders in Verilog

  • kentaro
  • Posted on December 25, 2020

Objective The objective of this post is to implement a 4×4 multiplier using full adders in Verilog. A nxn array multiplication is simply a gathering of a 1-bit node that contains a 1-bit full adder. The node has two outputs in horizontal and vertical, and each output is passing data whether 1 or 0 to…

Read More
FPGA

Design a 4-bit comparator using 2-bit comparator in Verilog

  • kentaro
  • Posted on December 17, 2020

Objective The objective of this post is to understand how to model a 2-bit comparator and a 4-bit comparator in Verilog. Firstly, a 2-bit comparator is implemented based on the logic expressions from the truth table of each output. Next, likewise, it generates a 4-bit comparator by instantiating two models of the 2-bit comparators and…

Read More

Follow Me

  • GitHub
  • LinkedIn

Popular Posts

  • How to read input file for C++ in Xcode
  • Design a 4-bit comparator using 2-bit comparator in Verilog
  • Design a 4×4 multiplier using full adders in Verilog
  • Bone Conduction Speaker Experiment using I2C
  • Arduino Nano + RN52 + TPA2016D2 Experiment

Copyright © All rights reserved. Proudly powered by WordPress | Theme: Blog Nano by ThemeMiles.